Particularities of Designing SERDES IP Cores of Physical Layer Data Transfer Interfaces
نویسندگان
چکیده
منابع مشابه
Efficient Verification of Mixed-Signal SerDes IP Using UVM
Interface IP (SerDes) are used widely in mobile, automotive, and networking applications. These IP support low power and multiple data rates between master/host and slave/device communication networks to improve the link bandwidth among them. In general, the data communication may happen either within the same system or between the systems. Some SerDes designs also support features like receive...
متن کاملdetermination of some physical and mechanical properties red bean
چکیده: در این تحقیق، برخی خواص فیزیکی و مکانیکی لوبیا قرمز به-صورت تابعی از محتوی رطوبت بررسی شد. نتایج نشان داد که رطوبت بر خواص فیزیکی لوبیا قرمز شامل طول، عرض، ضخامت، قطر متوسط هندسی، قطر متوسط حسابی، سطح تصویر شده، حجم، چگالی توده، تخلخل، وزن هزار دانه و زاویه ی استقرار استاتیکی در سطح احتمال 1 درصد اثر معنی داری دارد. به طوری که با افزایش رطوبت از 54/7 به 12 درصد بر پایه خشک طول، عرض، ضخام...
15 صفحه اولSpecification and Synthesis of Customizable Interfaces of Soft IP Cores using VHDL+
In this paper, we present a Design for Reuse technique suitable for Soft IP cores, implemented as algorithmic or RT synthesis model, that focuses on customizable IP interface implementations. By exploiting the features of VHDL+, an extension to VHDL, we separate the specifications of the IP functional behaviour and IP interface protocols into different design units. Interface customization is d...
متن کاملTransport Layer Network Layer Data Link Layer Physical Layer Application
The OMEGA architecture provides end-to-end quality of service (QoS) guarantees for distributed applications. QoS parameters are translated between application and network requirements by the QoS Broker, thus integrating media and network QoS management into a single entity. Admission control uses a schedulability test derived from application requirements. A novel task priority and precedence b...
متن کاملDesigning High-Performance Fuzzy Controllers Combining IP Cores and Soft Processors
This paper presents a methodology to integrate a fuzzy coprocessor described in VHDL (VHSIC Hardware Description Language) to a soft processor embedded into an FPGA, which increases the throughput of the whole system, since the controller uses parallelism at the circuitry level for high-speed-demanding applications, the rest of the application can be written in C/C++. We used the ARM 32-bit sof...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nanoindustry Russia
سال: 2018
ISSN: 1993-8578
DOI: 10.22184/1993-8578.2018.82.359.360